



# Three-Phase Brushless Motor Driver for VCR Capstan Motors

#### **Overview**

The LB1980H is a 3-phase brushless motor driver that is particularly appropriate for VCR capstan motor drivers.


#### **Functions**


- · 3-phase full-wave drive
- · Built-in torque ripple correction circuit (variable correction ratio)
- · Current limiter circuit
- Upper and lower side output stage over-saturation prevention circuit that does not require external capacitors.
- · FG amplifier
- · Thermal shutdown circuit

# **Package Dimensions**

unit: mm

#### 3233-HSOP28H





- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

# **Specifications** Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Manifestor and the second seco	V <sub>CC</sub> max		7	V
Maximum supply voltage	V <sub>S</sub> max		24	V
Maximum output current	I <sub>O</sub> max		1.3	Α
Allowable power dissipation	Pd max	Mounted on a 71.6 $\times$ 114.3 $\times$ 1.6 mm glass Epoxy printed circuit board	1.81	W
		Independent device	0.77	W
Operating temperature Topr			-20 to + 75	°C
Storage temperature	Tstg		-55 to + 150	°C

### Allowable Operating Ranges at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Complete and	Vs	V <sub>S</sub>		V
Supply voltage	V <sub>CC</sub>		4.5 to 5.5	V
Hall input amplitude	V <sub>HALL</sub>	Between the Hall inputs	±30 to ±80	mVo-p
GSENSE pin input range	V <sub>GSENSE</sub>	With respect to the control system ground	-0.20 to + 0.20	V

# Electrical Characteristics at $Ta = 25^{\circ}C$ , $V_{CC} = 5$ V, $V_{S} = 15$ V

Description	Symbol	O - malifeliana	Ratings			l lmit	
Parameter		Conditions	min	typ	max	Unit	
V <sub>CC</sub> supply current	upply current $I_{CC}$ $RL = \infty$ , $V_{CTL} = 0 \text{ V}$ , $V_{LIM} = 0 \text{ V}$ (Quiescent)			12	18	mA	
[Outputs]							
Output saturation voltage	V <sub>O</sub> sat1	$I_{O}$ = 500 mA, Rf = 0.5 $\Omega$ , Sink + Source $V_{CTL}$ = $V_{LIM}$ = 5 V (With saturation prevention)		2.1	2.6	V	
Output Saturation voltage	V <sub>O</sub> sat2	$I_O$ = 1.0 A, Rf = 0.5 Ω, Sink + Source $V_{CTL} = V_{LIM} = 5$ V (With saturation prevention)		2.6	3.5	V	
Output leakage current	l <sub>O</sub> leak				1.0	mA	
[FR]							
FR pin input threshold voltage	V <sub>FSR</sub>		2.25	2.50	2.75	V	
FR pin input bias current	I <sub>B</sub> (FSR)		-5.0			μΑ	
[Control]						'	
CTLREF pin voltage	V <sub>CREF</sub>		2.05	2.15	2.25	V	
CTLREF pin input range	V <sub>CREFIN</sub>		1.50		3.50	V	
CTL pin input bias current	I <sub>B</sub> (CTL)	With V <sub>CTL</sub> = 5 V and the CTLREF pin open			4.0	μΑ	
CTL pin control start voltage	V <sub>CTL</sub> (ST)	With Rf = 0.5 $\Omega$ , V <sub>LIM</sub> = 5 V, I <sub>O</sub> $\geq$ 10 mA, Hall input logic fixed (U, V, W = H, H, L)	2.00	2.15	2.30	V	
CTL pin control Gm	Gm (CTL)	With Rf = 0.5 $\Omega$ , $\Delta I_O$ = 200 mA, Hall input logic fixed (U, V, W = H, H, L)	0.46	0.58	0.70	A/V	
[Current Limiter]	1					ı	
LIM current limit offset voltage	With Rf = 0.5 O. Vozu = 5 V. Io > 10 m∆		140	200	260	mV	
LIM pin input bias current	I <sub>B</sub> (LIM)	With V <sub>CTL</sub> = 5 V and the V <sub>CREF</sub> pin open	-2.5			μΑ	
LIM pin current control level	With Rf = 0.5 Q, Vot. = 5 V, Villa = 2.06 V		830	900	970	mA	
[Hall Amplifier]	1					ı	
Hall amplifier input offset voltage	Voff (HALL)		-6		+6	mV	
Hall amplifier input bias current	I <sub>B</sub> (HALL)			1.0	3.0	μΑ	
Hall amplifier common-mode input voltage range V <sub>C</sub>			1.3		3.3	V	
[TRC]							
Torque ripple correction ratio	TRC	For the high and low peaks in the Rf waveform when $I_O = 200$ mA. (Rf = 0.5 $\Omega$ , with the ADJ pin open)*1		9		%	
ADJ pin voltage	V <sub>ADJ</sub>		2.37	2.50	2.63	V	
[FG Amplifier]							
FG amplifier input offset voltage	Voff (FG)		-8		+8	mV	
FG amplifier input bias current	I <sub>B</sub> (FG)		-100			nA	
FG amplifier output saturation voltage	V <sub>O</sub> sat (FG)	Sink side, for the load provided by the internal pull-up resistor			0.5	V	
FG amplifier voltage gain			41.5	44.5	47.5	dB	
						V	

 $Notes: \ 1. \ The \ torque \ ripple \ correction \ ratio \ is \ determined \ as \ follows \ from \ the \ Rf \ voltage \ waveform.$ 

2. Parameters that are indicated as design target values in the conditions column are not tested.


Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit	
Falametei	Symbol		min	typ	max	Offic	
[Saturation]	[Saturation]						
Saturation prevention circuit lower side voltage setting	V <sub>O</sub> sat (DET)	The voltages between each OUT and Rf pair when I $_{\rm O}$ = 10 mA, Rf = 0.5 $\Omega$ , and V $_{\rm CTL}$ = V $_{\rm LIM}$ = 5 V	0.175	0.25	0.325	V	
[TSD]							
TSD operating temperature	TSD	Design target value*2		180		°C	
Hysteresis width ΔTSD		Design target value*2		20		°C	

Notes: 1. The torque ripple correction ratio is determined as follows from the Rf voltage waveform.

2. Parameters that are indicated as design target values in the conditions column are not tested.



For each Hall logic setting

Ground level

Correction ratio = 
$$\frac{2 \times (V_p - V_b)}{V_p - V_b} 100 \times (\%)$$

#### **Truth Table and Control Functions**


	Source → Sink	Hall input		t	FR	
	Source → Sink	U	٧	W	FK	
1	$Phase \ V \rightarrow Phase \ W$	Н	Н	٦	Н	
'	$\text{Phase W} \to \text{Phase V}$	н			L	
Phase U → Phase W			_		Н	
2	$\text{Phase W} \to \text{Phase U}$	H	L	L	L	
	$Phase \ U \rightarrow Phase \ V$	Н	L	Н	Н	
3	$Phase \ V \rightarrow Phase \ U$	н			L	
4	$Phase \ W \rightarrow Phase \ V$		_	Н	Н	
4	$Phase \ V \rightarrow Phase \ W$		L	П	L	
_	$Phase\:W\toPhase\:U$		Н	Н	Н	
5	Phase U → Phase W		н	Н	L	
	Phase $V \rightarrow Phase U$				Н	
6	Phase $U \rightarrow Phase V$		H	-	L	


Note: In the FR column, "H" refers to a voltage of 2.75 V or higher, and "L" refers to 2.25 V or lower (when  $V_{CC}$  = 5 V.)

Note: In the Hall input column, "H" refers to the state in the corresponding phase where the + input is at a potential at least 0.01 V higher than the - input, and "L" refers to the state where the - input is at a potential at least 0.01 V higher than the + input.

Note: Since the drive technique adopted is a 180° technique, phases other than the sink and source phase do not turn off.

#### **Control Function and Current Limiter Function**





### **Pin Descriptions**

Equivalent circuit
© V <sub>cc</sub> V <sub>cc</sub>
200 Ω Rf (SENSE)  150 μA  Lower side saturation prevention circuit input block  Vcc  200 Ω  Rf (SENSE)
A11344
V <sub>CC</sub>
200 μA  ADJ 10kΩ 10kΩ 10kΩ 10kΩ 10kΩ 10kΩ 10kΩ
V <sub>CC</sub> φ 5 μ Α
FG <sub>in</sub> (+) 300 Ω 8 300 Ω A11340
V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> PGOUT  ORDER  OR
300 Ω
5 μ A Θ 300 Ω  Vcc 2kΩ FGOUT 300 Ω


Continued on next page.

#### LB1980H

#### Continued from preceeding page.


Pin No.	Pin	Function	Equivalent circuit
11	CTL	Speed control input. The control implemented is fixed current drive controlled by current feedback from Rf. $\label{eq:controlled} \text{Gm} = 0.58/V \text{ (typical) when Rf} = 0.5  \Omega$	CTL Δ V <sub>CC</sub> Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ
12	CTLREF	Control reference voltage. While this pin is set to about $0.43 \times V_{CC}$ internally, this voltage can be modified by applying a voltage from a low-impedance circuit. (The input impedance is about $4.3~\mathrm{k}\Omega$ ).	10
13	LIM	Current limiter function control. The output current can be varied linearly by applying a voltage to this pin. The slope is 0.5 A/V (typical) when Rf = 0.5 $\Omega$ .	1100 µ A 7/17 1/17 1/17 1/17 1/17 1/17 A11342
15 16 17 18 19 20	U <sub>IN</sub> + U <sub>IN</sub> - V <sub>IN</sub> + V <sub>IN</sub> - W <sub>IN</sub> + W <sub>IN</sub> -	U phase Hall element inputs. Logic high is defined as states where IN <sup>+</sup> > IN <sup>-</sup> .  V phase Hall element inputs. Logic high is defined as states where IN <sup>+</sup> > IN <sup>-</sup> .  W phase Hall element inputs. Logic high is defined as states where IN <sup>+</sup> > IN <sup>-</sup> .	100 μA  (10) (10) (10) (10) (10) (10) (10) (10
21	V <sub>CC</sub>	Power supply for all internal blocks other than the output block. This voltage must be stabilized so that noise and ripple do not enter the IC.	A11343

## **Pin Assignment**




A11127

#### **Block Diagram**



## **Sample Application Circuit**



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.